Signal Integrity and High Speed Digital EMI from High Speed Digital Informational

How does clock harmonics from a digital circuit couple into an adjacent RF receiver on the same PCB?

Q: How do I know which clock frequency is safe?

Create a harmonic map: list all clock frequencies × harmonic numbers. Highlight any harmonic that falls within ±5 MHz of an RF receive band. No clock is perfectly safe (there are always harmonics in some RF band), but you can avoid the worst cases. Use spread spectrum clocking (SSC) to spread the harmonic energy across a wider bandwidth, reducing the peak spectral density by 10-20 dB.

Q: Can I simulate clock-to-RF coupling?

Yes. Use a 3D EM simulator (HFSS, CST) with the PCB layout. Model the clock trace, the RF receive trace/antenna, and all ground planes. The simulation predicts the coupling magnitude (S21 between the clock and RF ports). However: the simulation is only as accurate as the PCB model. Stray coupling through cables, connectors, and enclosure resonances is difficult to simulate and often dominates in practice.

Q: What about USB 3.0 interference to 2.4 GHz?

USB 3.0 uses a 5 Gbps data rate (fundamental at 2.5 GHz). The data spectral energy spreads across 2.4-2.5 GHz, overlapping with Wi-Fi and Bluetooth at 2.4 GHz. This is a well-known interference issue. Mitigation: shielded USB cables, EMI filtering on the USB connector, and physical separation between the USB connector and the 2.4 GHz antenna. Intel published a white paper addressing this issue, and it remains a design challenge in modern laptops and desktops.

How do clock harmonics from a digital circuit couple into an adjacent RF receiver on the same PCB? Digital clocks are the most common source of interference to RF receivers in mixed-signal designs because clock signals produce strong, narrowband harmonics that can fall directly into RF receive bands: (1) Clock harmonic spectrum: a digital clock with frequency f_clk generates harmonics at: f_n = n × f_clk (n = 1, 2, 3, ...). The harmonic amplitude decreases with order: for a trapezoidal clock with rise time t_r: harmonics decrease at 20 dB/decade up to f_corner = 1/(π × t_r). Above f_corner: harmonics decrease at 40 dB/decade. Example: 100 MHz clock, t_r = 1 ns → f_corner = 318 MHz. The 24th harmonic (f_24 = 2.4 GHz) falls in the Wi-Fi 2.4 GHz band. Its level (relative to the fundamental) ≈ -27 dB at the 24th harmonic. If the fundamental is 1V (0 dBV): the 24th harmonic is approximately -27 dBV = 45 mV. (2) Coupling mechanisms: radiated coupling: the clock trace acts as an antenna, radiating EMI that couples to the RF antenna or input trace. Conducted coupling (shared ground/power): harmonics travel through the power distribution network (PDN) to the RF circuit. Parasitic coupling: capacitive and inductive coupling between the clock trace and the RF trace (near-field coupling). Substrate coupling: in integrated circuits (SoC), harmonics travel through the silicon substrate. (3) Impact on RF receiver: the RF receiver has extreme sensitivity (-80 to -100 dBm for Wi-Fi/cellular). A clock harmonic that reaches the receiver input at even -70 dBm will desensitize the receiver by 10-30 dB. The harmonic appears as a narrowband interferer (spur) in the received spectrum. If the harmonic falls on the desired channel: it directly corrupts the received signal (increases EVM, reduces SNR). If it falls near the channel: it may be partially rejected by the IF filter, but strong harmonics can still cause mixer spurious responses. (4) The challenge: the clock harmonic level at the source is approximately -30 to -50 dBm. The required level at the RF receiver input: < -90 to -110 dBm (to avoid desensitization). Required isolation: 60-80 dB. Achieving 60-80 dB of isolation between a digital clock and an RF receiver on the same PCB requires: physical separation, shielding, filtering, and careful ground management.

Category: Signal Integrity and High Speed Digital

Updated: April 2026

Product Tie-In: PCB Materials, Shielding, Capacitors

Clock Harmonic Coupling to RF

Clock harmonic interference is the most common mixed-signal EMI problem in consumer electronics, affecting smartphones, Wi-Fi routers, and IoT devices.

Mitigation Strategy

(1) Frequency planning: choose clock frequencies whose harmonics do not fall in the RF receive bands. Use a spreadsheet to compute n × f_clk for n = 1 to 100 and check against: Wi-Fi (2400-2483.5, 5150-5850, 5925-7125 MHz), Cellular (700-2600 MHz), GPS (1575.42 MHz), and Bluetooth (2402-2480 MHz). If a harmonic falls in a critical band: change the clock frequency by a few percent or use spread spectrum clocking. (2) Physical separation: 20 mm: approximately 30-40 dB isolation at 2.4 GHz. 50 mm: approximately 40-50 dB. 100 mm: approximately 50-60 dB. Combined with a ground plane between the clock and RF circuits: additional 15-25 dB. (3) Shielding: a metal shield can (stamped or soldered) over the digital section provides 20-40 dB of additional isolation. The shield must be grounded with multiple vias to the PCB ground plane. (4) Filtering: a low-pass filter on the clock output reduces harmonic levels. A ferrite bead on the clock power supply reduces conducted harmonics.

Clock Interference Parameters

f_n = n × f_clk (harmonic frequency)
f_corner = 1/(π × t_r) (spectral envelope knee)
Required isolation: 60-80 dB (clock to RF RX)
Physical separation: 30-60 dB (20-100 mm)
Shield can: additional 20-40 dB isolation

Common Questions

Frequently Asked Questions

How do I know which clock frequency is safe?

Create a harmonic map: list all clock frequencies × harmonic numbers. Highlight any harmonic that falls within ±5 MHz of an RF receive band. No clock is perfectly safe (there are always harmonics in some RF band), but you can avoid the worst cases. Use spread spectrum clocking (SSC) to spread the harmonic energy across a wider bandwidth, reducing the peak spectral density by 10-20 dB.

Can I simulate clock-to-RF coupling?

Yes. Use a 3D EM simulator (HFSS, CST) with the PCB layout. Model the clock trace, the RF receive trace/antenna, and all ground planes. The simulation predicts the coupling magnitude (S21 between the clock and RF ports). However: the simulation is only as accurate as the PCB model. Stray coupling through cables, connectors, and enclosure resonances is difficult to simulate and often dominates in practice.

What about USB 3.0 interference to 2.4 GHz?

USB 3.0 uses a 5 Gbps data rate (fundamental at 2.5 GHz). The data spectral energy spreads across 2.4-2.5 GHz, overlapping with Wi-Fi and Bluetooth at 2.4 GHz. This is a well-known interference issue. Mitigation: shielded USB cables, EMI filtering on the USB connector, and physical separation between the USB connector and the 2.4 GHz antenna. Intel published a white paper addressing this issue, and it remains a design challenge in modern laptops and desktops.

Keep Reading