Signal Integrity and High Speed Digital EMI from High Speed Digital Informational

How do I select decoupling capacitors for a high speed digital IC to minimize EMI to nearby RF stages?

How do I select decoupling capacitors for a high-speed digital IC to minimize EMI to nearby RF stages? The decoupling strategy must target the specific frequency range where digital noise couples into the RF circuits: (1) Frequency targets: below 10 MHz: handled by bulk capacitors (10-100 μF electrolytic or tantalum) and the LDO regulator. 10 MHz-1 GHz: the critical range for RF interference. Handled by MLCC decoupling capacitors (100 nF, 10 nF, 1 nF). Above 1 GHz: handled by power/ground plane capacitance and on-die capacitance. (2) Capacitor selection: the self-resonant frequency (SRF) determines the effective range of each capacitor value. At resonance: the capacitor impedance is at its minimum (limited by ESR). Below resonance: the capacitor acts as a capacitor. Above resonance: the capacitor acts as an inductor (provides no filtering). Common values and their SRFs (0402 package): 100 nF: SRF ≈ 30-80 MHz. Effective: 10-100 MHz. 10 nF: SRF ≈ 100-300 MHz. Effective: 30-500 MHz. 1 nF: SRF ≈ 300 MHz-1 GHz. Effective: 100 MHz-2 GHz. 100 pF: SRF ≈ 1-3 GHz. Effective: 500 MHz-5 GHz. Use multiple values: a combination of 100 nF + 10 nF + 1 nF covers the entire 10 MHz-2 GHz range. This is the "decade bypass" strategy. (3) Placement: place the smallest capacitor closest to the IC power pin (shortest loop inductance). Place bulk capacitors near the power entry point. The loop area (from cap to pin to ground via and back) determines the parasitic inductance. Loop inductance: L_loop ≈ 0.5 nH for a well-placed 0402 cap within 1 mm of the pin. L_loop ≈ 2-5 nH for a cap placed 5-10 mm away. The loop inductance limits the high-frequency effectiveness of the capacitor. (4) Dielectric material: X5R/X7R: standard for digital decoupling. Low cost, high capacitance density. However: X5R/X7R ceramics exhibit piezoelectric noise (voltage-dependent acoustic emission that creates supply noise at 1-100 kHz). This noise can affect RF circuits (particularly ADCs and VCOs). NP0/C0G: no piezoelectric noise, very stable. Use for RF circuit decoupling and any capacitor near sensitive analog/RF stages. Lower capacitance density (maximum approximately 10 nF in 0402).

Category: Signal Integrity and High Speed Digital

Updated: April 2026

Product Tie-In: PCB Materials, Shielding, Capacitors

Digital Decoupling for RF Isolation

The decoupling network is the primary conducted path for digital noise to enter RF circuits, and its optimization directly impacts the RF performance of mixed-signal designs.

PDN Impedance Simulation

(1) Simulate the PDN impedance vs frequency using: Keysight ADS (advanced PI), Ansys SIwave, Cadence Sigrity. Model the complete PDN: VRM, bulk caps, MLCC decoupling, power/ground planes, and IC die capacitance. Plot Z_PDN vs frequency. Identify any resonant peaks (anti-resonances) where the impedance exceeds the target. Add or change capacitor values to suppress the peaks. (2) Rule of thumb capacitor count for a 100-pin digital IC: 4-8 bulk (10-100 μF), 10-20 MLCC (100 nF), 10-20 MLCC (10 nF-1 nF). Total: 25-50 capacitors. An FPGA with 500+ I/Os may require 100-200 decoupling capacitors.

Decoupling Strategy

100 nF (0402): SRF ≈ 50 MHz, effective to 100 MHz
10 nF (0402): SRF ≈ 200 MHz, effective to 500 MHz
1 nF (0402): SRF ≈ 700 MHz, effective to 2 GHz
L_loop ≈ 0.5 nH (cap 1 mm from pin)
Use NP0/C0G for RF decoupling (no piezo noise)

Common Questions

Frequently Asked Questions

How close to the IC pin does the cap need to be?

As close as physically possible. Ideal: < 1 mm from the IC power pin. Acceptable: 1-3 mm. The loop inductance doubles for every 3-4 mm of additional distance (approximately). At > 5 mm: the parasitic inductance dominates, and the capacitor has minimal high-frequency effectiveness. For fine-pitch BGAs: via-in-pad capacitors or embedded capacitors (within the PCB substrate) provide the shortest possible distance.

What about embedded capacitors?

Embedded capacitors: thin dielectric layers within the PCB stackup act as distributed capacitance between the power and ground planes. Provides broadband decoupling from 100 MHz to 5+ GHz. Very low inductance (no external loop). Cost: 20-50% PCB cost premium. Used in: high-performance FPGAs, 5G base stations, and premium consumer electronics. Technology: 3M EC (embedded capacitor) material, DuPont HK dielectric.

Should I use ferrite beads on every digital power pin?

No. Ferrite beads add series impedance to the power supply: below 10 MHz: the ferrite acts as a resistor (adds supply voltage drop). 10 MHz-1 GHz: the ferrite provides useful impedance (filters noise). Above 1 GHz: the ferrite becomes less effective (parasitic capacitance). Use ferrite beads between the digital and RF power rails (at the boundary, not on every pin). On individual digital IC pins: rely on local decoupling capacitors instead.

Keep Reading