Digital and Mixed Signal RF ADC and DAC for RF Informational

How do I calculate the effective number of bits of an ADC at a given input frequency?

The effective number of bits (ENOB) of an ADC quantifies the actual dynamic range performance, accounting for all noise and distortion sources. Calculation: (1) Measure SINAD (Signal-to-Noise-and-Distortion ratio): apply a sinusoidal input signal at the desired frequency and amplitude (typically -1 dBFS). Digitize the signal and compute the FFT. SINAD = P_signal / P_noise+distortion. P_signal: the power of the fundamental frequency bin. P_noise+distortion: the total power of all other bins (noise + harmonics + spurs + intermodulation). SINAD = 10×log10(P_signal / P_noise+distortion) dB. (2) Calculate ENOB: ENOB = (SINAD - 1.76) / 6.02. This formula inverts the ideal ADC SNR equation: SNR_ideal = 6.02N + 1.76 dB. For a perfect N-bit ADC: SINAD = SNR = 6.02N + 1.76, so ENOB = N. For a real ADC: ENOB < N due to thermal noise, quantization noise deviations, harmonic distortion, jitter, and analog front-end imperfections. Example: a 14-bit ADC (ideal SNR = 86.1 dB). At 10 MHz input: measured SINAD = 72 dB. ENOB = (72 - 1.76) / 6.02 = 11.7 bits (2.3 bits lost to noise and distortion). At 1 GHz input: measured SINAD = 58 dB. ENOB = (58 - 1.76) / 6.02 = 9.3 bits (4.7 bits lost, primarily due to jitter). (3) Frequency dependence: ENOB decreases with input frequency because: aperture jitter creates noise proportional to input frequency (SNR_jitter = -20×log10(2×pi×f×sigma_j)). The track-and-hold bandwidth limits the accurate tracking of high-frequency signals. Harmonic distortion increases with frequency (the ADC nonlinearity is worse at higher input frequencies). At very high input frequencies: the jitter-limited SNR dominates: ENOB_jitter = (SNR_jitter - 1.76) / 6.02. For sigma_j = 100 fs: ENOB_jitter at 100 MHz = 11.2 bits. At 1 GHz = 7.7 bits. At 10 GHz = 4.4 bits.

Category: Digital and Mixed Signal RF

Updated: April 2026

Product Tie-In: ADCs, DACs, Clock Sources

ADC ENOB Calculation

ENOB is the single most informative specification for comparing ADC performance across different architectures, technologies, and frequencies.

Measurement Procedure

(1) Input signal: use a high-purity sinusoidal source (signal generator with HD2/HD3 > 80 dBc, or better: a crystal oscillator with bandpass filter for ultra-low distortion). The input amplitude should be at -1 dBFS (1 dB below full scale, to avoid clipping while maximizing the signal level). (2) Coherent sampling: to avoid spectral leakage (which corrupts the SINAD measurement): the input frequency and the sample rate must be related by f_input = (M / N_FFT) × f_sample, where M is an integer (number of cycles in the FFT window) and N_FFT is the FFT length. Choose M to be a prime number (avoids harmonic alignment with FFT bins). Example: f_sample = 250 Msps, N_FFT = 32768, M = 8191 (prime). f_input = 8191/32768 × 250e6 = 62.492 MHz. (3) FFT and analysis: compute the N_FFT-point FFT. Apply a window function (Blackman-Harris or flat-top) to suppress spectral leakage. Identify the signal bin (the largest bin, at the input frequency). Sum the power of all other bins (excluding DC and its neighbors, which may have DC offset artifacts). SINAD = P_signal / Σ(P_all_other_bins). (4) Alternative: IEEE Std 1241 defines the standard procedure for ADC SINAD and ENOB measurement, including test conditions, signal purity requirements, and analysis methods.

ENOB Components

The measured ENOB is degraded by multiple independent noise sources: (1) Quantization noise: the irreducible noise from digitization. SNR_quantization = 6.02N + 1.76 dB (for a dithered or busy input signal). This is the theoretical limit. (2) Thermal noise: the ADC internal components (comparators, amplifiers, resistors) generate thermal noise. SNR_thermal is typically 1-5 dB below SNR_quantization for well-designed ADCs. For a 14-bit ADC: SNR_quantization = 86 dB. SNR_thermal ≈ 72-80 dB (thermal noise dominates). (3) Aperture jitter: creates noise proportional to the input frequency. At low input frequencies: negligible. At high input frequencies: dominates. SNR_jitter = -20×log10(2×pi×f_input×sigma_j). (4) Harmonic distortion: creates deterministic tones at 2f, 3f, etc. Measured as THD (total harmonic distortion): THD = sqrt(P_2f + P_3f + P_4f + ...) / P_signal. The total SINAD combines all sources: 1/SINAD_total = 1/SNR_quantization + 1/SNR_thermal + 1/SNR_jitter + 1/(1/THD²). Each source contributes independently, and the worst source dominates.

Design Implications

(1) Input frequency planning: at DC to f_sample/10: ENOB is near the ADC specification sheet value. Use this region for low-frequency or baseband signals. At f_sample/2 to f_sample (Nyquist zone 1 edge): ENOB drops by 1-3 bits due to T/H rolloff and increasing distortion. At 2-5 × f_sample (higher Nyquist zones, undersampling): ENOB drops further. The jitter-limited ENOB becomes the ceiling. Plan the receiver frequency plan to place the desired signal at the lowest practical input frequency for maximum ENOB. (2) Walden figure of merit (FoM): FoM = P_total / (2^ENOB × f_sample). Measured in fJ/conversion-step. State of the art (2024): FoM < 10 fJ/conv. This FoM tracks the technology trend: each new CMOS node improves the FoM by approximately 2× every 3-4 years. (3) Schreier FoM: FoM_S = SNR + 10×log10(BW/P_total). Measured in dB. A more comprehensive metric that includes both resolution and bandwidth. State of the art: FoM_S > 175 dB for low-speed ADCs, > 160 dB for GHz-speed ADCs.

ENOB Equations

ENOB = (SINAD - 1.76) / 6.02
SINAD = P_signal / P_(noise+distortion)
SNR_ideal = 6.02N + 1.76 dB
SNR_jitter = -20log₁₀(2πf·σ_j)
FoM_Walden = P/(2^ENOB × f_s) fJ/conv

Common Questions

Frequently Asked Questions

How many effective bits do I need for my application?

Depends on the signal dynamic range: (1) Voice communication (telephone): SNR > 40 dB → ENOB > 6.3 bits. 8-bit ADC is adequate. (2) FM broadcast: SNR > 65 dB → ENOB > 10.5 bits. 12-bit ADC. (3) Professional audio: SNR > 90 dB → ENOB > 14.7 bits. 16-24 bit ADC. (4) Cellular base station receiver: SNR > 70 dB + SFDR > 80 dBc → ENOB > 12 bits at the input frequency. 14-bit ADC. (5) Military HF receiver: SFDR > 100 dBc → ENOB > 16 bits at HF frequencies. 16-bit ADC. (6) 5G mmWave: ENOB > 8 bits at 400 MHz BW (256-QAM requires SNR > 33 dB). 10-12 bit ADC. (7) Radar: ENOB > 8-10 bits for pulse radar. > 12 bits for SAR imaging. (8) Software-defined radio (general): ENOB > 11 bits at the operating frequency for adequate dynamic range.

Why does ENOB decrease with frequency?

Two primary causes: (1) Aperture jitter: the sampling instant has uncertainty (sigma_j). For a sinusoidal input: the voltage error from sampling at the wrong time is: V_error = dV/dt × sigma_j = 2×pi×f × V_peak × sigma_j. The noise power from jitter increases as f² (20 dB/decade). At high frequencies: jitter noise exceeds quantization noise, and ENOB drops. For a 14-bit ADC (86 dB ideal SNR) with 100 fs jitter: jitter equals quantization noise at: f = 10^((86)/(20)) / (2×pi×100e-15) = 3.2 GHz. Below 3.2 GHz: quantization noise dominates (ENOB ≈ 14). Above 3.2 GHz: jitter dominates (ENOB decreases with frequency). (2) Track-and-hold (T/H) bandwidth: the T/H circuit has an analog bandwidth limit. Above this bandwidth: the T/H cannot accurately track the input, introducing distortion that reduces SINAD. The T/H bandwidth is typically 1.5-3× the Nyquist frequency. For a 1 Gsps ADC: T/H BW ≈ 750 MHz - 1.5 GHz. Above this BW: ENOB drops rapidly.

How do I maximize ENOB in my system?

System-level optimizations: (1) Low-jitter sampling clock: use the lowest-jitter clock source possible. Crystal oscillator + narrowband PLL: 50-200 fs RMS jitter. Clock distribution IC (TI LMK04832, Analog Devices HMC7044): distributes a clean clock to the ADC with < 50 fs added jitter. (2) Clean input drive: the signal source (amplifier or transformer) feeding the ADC must have distortion lower than the ADC. Use a differential drive (most high-speed ADCs have differential inputs). Use a transformer or FDA (fully differential amplifier) with low harmonic distortion. (3) PCB layout: isolate the ADC analog inputs from digital noise (separate power and ground domains). Use short traces from the input to the ADC pins (minimize parasitic capacitance). Follow the ADC evaluation board layout as closely as possible. (4) Power supply: use low-noise LDO regulators for the ADC analog power. Decouple aggressively with multiple capacitor values (10 uF, 100 nF, 10 nF, 100 pF near each power pin). (5) Temperature: ENOB may degrade 0.5-1 bit over the full temperature range (-40 to +85°C). Verify ENOB at the operating temperature extremes.

Keep Reading