Converter EMI
Where Switching Converter Noise Comes From
The fundamental cause of converter EMI is the deliberate, repetitive switching that makes a buck, boost, or flyback regulator efficient. The power MOSFET or diode forces the switch node to swing rail-to-rail with edge rates of 1 to 10 V/ns in silicon designs and 30 to 100 V/ns in fast GaN devices. The current in the high-frequency commutation loop steps just as sharply, and because that loop has finite inductance, the result is a damped ringing waveform riding on every edge. The ringing frequency is set by the parasitic switch-node capacitance and the loop inductance, and it typically lands between 50 and 300 MHz, which is precisely where radiated emissions are measured. Minimizing the physical area of that commutation loop is the single most effective layout technique for reducing high-frequency converter EMI.
Two coupling mechanisms carry the noise off the board. Conducted emissions flow back out through the input and output cables and are measured with a line impedance stabilization network (LISN) from 150 kHz to 30 MHz. Radiated emissions are launched from cables and the switch-node copper acting as inefficient antennas, and are measured in a chamber from 30 MHz to 1 GHz or higher. Below a few MHz the dominant culprit is differential-mode ripple current drawn from the source; above a few MHz, common-mode current injected through the switch-node-to-heatsink capacitance takes over. Effective suppression therefore requires both a tight layout and a filter that treats the two modes independently.
The Trapezoidal Spectrum and Edge Rate
The switch-node waveform is well modeled as a trapezoid, and the envelope of its harmonic amplitudes has two break points. The first corner is set by the pulse width and the second by the edge rise time. Because the second corner depends on rise time, slowing the edges with a gate resistor or an RC snubber directly lowers the high-frequency content, trading EMI for switching loss. The equations below quantify both the harmonic envelope and the input filter attenuation needed to meet a given limit.
fn = n × fsw (n = 1, 2, 3, …)
Trapezoidal envelope corners:
f1 = 1 / (π × ton) (0 to −20 dB/dec)
f2 = 1 / (π × tr) (−20 to −40 dB/dec)
Switch-node ringing:
fring = 1 / (2π × √(Lloop × Coss))
Input EMI filter attenuation:
A ≈ 40 × N dB/decade (N = LC stages)
Where fsw = switching frequency, ton = on-time, tr = edge rise time, Lloop = commutation-loop inductance, Coss = switch output capacitance. Example: fsw = 500 kHz, tr = 5 ns → f2 ≈ 64 MHz.
EMI by Converter Topology
| Topology | Typical fsw | Dominant CE source | Dominant RE source | Filter approach |
|---|---|---|---|---|
| Buck | 100 kHz to 2 MHz | Input ripple (DM) | Switch-node ringing | LC π-filter + CM choke |
| Boost | 100 kHz to 1 MHz | Both input and output | Diode reverse recovery | CLC π-filter |
| Flyback | 50 kHz to 500 kHz | Primary ripple (DM) | Transformer CM coupling | CM choke + Y-caps |
| LLC resonant | 50 kHz to 500 kHz | Lower (soft-switched) | Low dv/dt edges | Smaller single-stage |
| GaN high-frequency | 1 to 10 MHz | High-frequency CM | Broadband 100+ MHz | Shield + 2-stage filter |
Frequently Asked Questions
Why does the EMI spectrum of a switching converter roll off in two distinct slopes?
The switch-node trapezoid has two envelope corners: f1 = 1/(π×ton), below which the envelope is flat, and f2 = 1/(π×tr), set by the edge rise time. Between them the amplitude falls 20 dB/decade; above f2 it falls 40 dB/decade. Because f2 depends on rise time, the edges dominate high-frequency content. A 500 kHz converter with a 5 ns edge has f2 near 64 MHz, putting energy into the VHF band; slowing edges or adding a snubber lowers f2 at the cost of switching loss.
What is the difference between common-mode and differential-mode converter noise, and how are they filtered?
Differential-mode noise flows in the supply-and-return loop, driven by input ripple, and dominates roughly 150 kHz to a few MHz; it is suppressed with X-capacitors and a small DM inductor. Common-mode noise flows the same direction on both lines, returning through switch-node-to-chassis capacitance, and dominates from a few MHz to 30 MHz; it needs a common-mode choke plus Y-capacitors to chassis. Separating the two modes with a noise separator before designing the filter is standard practice, since each path requires a different network.
How much input EMI filter attenuation do I need to pass CISPR 32 Class B?
Measure the unfiltered conducted emission at the worst frequency, subtract the CISPR 32 Class B limit (66 dBµV QP at 150 kHz, 56 dBµV from 0.5 to 5 MHz, 60 dBµV to 30 MHz), and add 6 dB margin. A filter gives 40 × N dB/decade, so one LC stage delivers about 40 dB and a two-stage CLC about 80 dB per decade. Keep the filter corner well below fsw, and verify the filter output impedance does not interact with the converter input impedance (Middlebrook criterion), which can cause instability.